Validation of SoCs Security Architecture: Challenges, Threats, and Methods

Mehran Goli

University of Bremen, Germany
DFKI Bremen, Germany

mehran@uni-Bremen.de

April 24-28, ICONS 2022
About Presenter

- **Mehran Goli** works as a senior researcher at the University of Bremen (Universität Bremen) and the German Research Center for Artificial Intelligence (DFKI) in Bremen, Germany.

- He holds a Ph.D. degree (Dr.-Ing.) in Computer Science from the University of Bremen, Germany (2019).

- **Dr. Goli** was a recipient of the Best Paper Award at the FDL conference in 2021, a nominee for the GI Excellent Computer Science Dissertations award, and a recipient of a Ph.D. scholarship award from the German Academic Exchange Service (DAAD).

- He is a member of program committees of DSD, FDL, ICONS, and CYBER conferences, a reviewer of IEEE TVLSI, ACM TECS journals, and an external reviewer of DATE, DAC, ICCAD, ETS, DSD, and RSP conferences.

- **Research interests**: system-level design, verification, security validation, and machine learning techniques for CAD.
Outline

• **Introduction**
  – SoC design flow and security issues
  – What are timing-based security attacks?
  – Why should the detection process be performed at ESL?

• **Security Threat Models**
  – Non-interference
  – Implicit and explicit flows
  – Timing-based data leakage threat

• **Vulnerability Detection Challenges**

• **Information Flows Detection Methodology**
  – Functional and timing flows

• **Conclusion**
Introduction

- **Modern SoCs** notoriously insecure
  - modern design flow **shifted from in-house** development of IPs **to the use** of existing **commercial IPs**
  - SoCs including several 3PIPs
  - 3PIP integrations can **manipulate or assist in manipulating** secret data
Introduction

- **Modern SoCs** increasing deployed in
  - highly personalized activities
  - critical aspects of our lives
- **SoC implemented as**
  - composition of **IPs** and **interconnects**
  - data including **secure assets** transferred via shared interconnects across different IPs
- To provide **sound security guarantees**
  - SoC has a **security architecture**

Specify the **conditions** under which a **secret asset** can be **accessed** at any point in the system execution.
Introduction

• **SoC security validation** ➔ utmost importance
• **Non-interference**
  - **Idea:** certain parts of the system (secure zones) should never interfere with other parts (insecure zones)
• **Guaranteeing non-interference** ➔ non-trivial and crucial task
  - depending on the SoC security architecture
  - information can flow through difficult-to-detect side channels
• **Timing-based attacks** ➔ interesting for attackers
  - as they only need to measure the execution time of the victim process without physical access to the design
• **Access secret data** at a very low cost and effort
Introduction - Functional Flow

- **IP isolation technique** \( \rightarrow \) **w.r.t non-interference**
  - certain parts of the system (secure zones) should never interfere with other parts (insecure zones)
  - for **SoC security validation**, a common property needs to be checked is non-interference

- **Information Flow Tracking (IFT)** \( \rightarrow \) **promising solution**
  - powerful technique to help mitigate security vulnerabilities that violate certain information flow policies
  - **Idea**: monitoring how information propagates through a system to see if secret information is leaking
Introduction - Timing Flow

- What are **timing-based security attacks**?

The time taken by a (computational) modules to generate the results may be different \((t_1 \neq t_2)\) regarding the data being processed.

Attackers who are familiar with the underlying algorithms use statistical approaches to extract the key by measuring the execution time.
Introduction – Why at ESL?

- **Detection process** as early as possible
  - cost of fixing any security flaws increases with the stage of development
- For the early design entry
  - **Virtual Prototype (VP)** increasingly adopted by the semiconductor industry
    - abstract and executable software model
    - typically implemented using **SystemC TLM-2.0**
- **VPs** in comparison to **RTL designs**
  - **significantly faster** simulation speed
  - much **earlier available**
Introduction - Why at ESL?

- This leads designers to use **VPs** for
  - architectural exploration
  - performance analysis
  - early software development
  - overall, **reference models** for lower levels of abstraction

- **VP-based security validation** → **promising direction**
  - to fix security vulnerabilities in SoCs before they are refined
  - to **avoid costly design loops** occur
Security Threat Models

Certain parts of the system (secure zones) should never interfere with other parts (insecure zones).

Non-interference

Confidentiality
Data of secure IP (e.g., data stored in a secure memory) is retrieved by an unauthorized IP.

Integrity
Information flow in which data of secure IP is modified by an unauthorized IP.
Security Threat Models

Explicit information flow results from two modules directly communicating.

Implicit information flows are much more subtle and generally leak information through behavior.
Security Threat Models - Functional Flow

• Motivating Example

In the case of **explicit information flow**: module Master_IP3 access memory Slave_mem3 through the shared interconnect Shared-Bus.

In the case of **implicit information flow**, an implicit flow causes sensitive data to be read from the secure memory Slave_mem1 (step 1) by the trustworthy initiator module Master_IP1 and then written to the shared memory Slave_mem2 (step 2) which potentially is accessible by initiator module Master_IP3 which belongs to untrusted zone (step 3).
Security Threat Models - Functional Flow

- **Security Scenarios**
  - Third-party IP may contain malicious part to exploit the confidential data
  - Malicious software running on the (trustworthy) hardware IP may exploit hardware backdoors to cause malfunctions or leak secret data.
  - An incorrect initialization (either by an adversary involved in the SoC design process or unintentionally) of the SoC firmware (memory configuration file).
  - The existing SoC is extended or modified but its information flow policies are not updated.
Security Threat Models - Timing Flow

- Motivating Example

Consider the security scenario that the authentication algorithm is implemented as a loop over all characters of the authentication key. Once the two keys differ in a character, the comparison function returns with false, and when only all characters are identical, is true returned. In this case, as long as the characters in both *trans_key* and *Skey* are equal, the next character is compared. As soon as one differs, the function returns. Since each additional comparison takes extra time, an unauthorized IP (MPU2) can take advantage of this time difference to brute-force the character (by generating transactions) for each position one at a time.

```c
int decode_addr(sc_dt::uint64 addr, sc_dt::uint64 masked_addr) {
    unsigned int id = static_cast<unsigned int>((addr >> 8) & 0x3);
    masked_addr = addr & 0xFF;
    return id;
}
```
Security Threat Models - Timing Flow

• Motivating Example

A possible solution to block this timing-based information leakage flow is to fully control the update on the result of the authentication unit with a non-sensitive variable. The authentication_blockage shows a safe implementation of the authentication unit where the key comparison is always performed for the total length of the secret key and is not dependent on the value of trans_key. In this case, the final result is fully controlled by a loop condition with non-sensitive variables i and Skey. Thus the final result flag is generated at constant time steps.
Vulnerability Detection Challenges

- **Manual analysis** of the source code
  - a very time-consuming and error-prone task
- **Testing the design** to capture timing variations
  - becoming impractical due to the scale of modern SoCs
- **Existing methods** are only applicable at RTL and below
  - do not support SystemC constructs, data types and semantics
- **IFT-based method at ESL**
  - only able to analyze the functional information flows
- **The existing verification methods at ESL**
  - are not able to detect security threat models
  - as the design functionality and protocol rules are not affected
1. Run-time Behavior Extraction
2. Transaction Transformation
3. Security Validation

Transforming the extracted transactions into a set of transaction flows.

- Translating the information flow policies of design into a set of security properties.
- Generated transaction flows are validated against the generated security properties.

Generating an instrumented version of the VP source code for tracing transactions at run-time.

Functional Flows Detection Methodology

- Motivating example
  - Run-time Behavior Extraction

The **Recorder statements** are defined based on a hierarchical structure where for **tracing transactions**, 
- **reference address** of transactions,
- **root** and **instance name** of the module,
- **related parameters** such as phase,
- **run-time value** of their attributes.

```c
struct Master_IP1: sc_module {
    tlm_utils::simple_initiator_socket<Master_IP1> socket;
    void thread1()
    { /*...*/
        socket->b_transport (*trans, delay);
        Pout << "Master_IP1::thread1::trans_ID = " << trans <<
            "data = " << trans->get_data_ptr << "cmd = " <<
            trans->get_command << "addr = " << trans->
            get_address << "sim_time ="<<sc_time_stamp() << " "
            IP_instance_name" << this->name() << endl;
    }/*...*/
}
```

Assume we want to trace the flow of transactions generated by the **Master_IP1** module of the SoC. A part of the **Master_IP1** module is shown in this slide where the transaction object is used as an input argument for the **b_transport** interface call.
Functional Flows Detection Methodology

- Motivating example
  - Transaction Transformation

A complete simulation behavior of the VP can be defined as a set of transaction flows.

\[ S_{TF} = \{ TF_i \mid TF_i = \langle \text{source}, \text{sink} \rangle, TID, addr, cmd, ST \}, 1 \leq i \leq n_{TF} \]

Transaction is created by an initiator IP

Transaction is received by a target IP

Combination of transaction flows TF2, TF4, and TF6 shows an implicit flow of data between Master_IP3 and Slave_mem1.

Implicit flow

This is a part of transaction flows where TF1 to TF6 specify six explicit transaction flows. For example, TF1 shows that a transaction is generated by Master_IP3 to access data in memory Slave_mem3. Here we can also see the details of the flow.
Functional Flows Detection Methodology

- Motivating example
  - Security Validation

  List of secure IPs
  - initiator (source)
  - target (sink)

  \[ \text{SIP}_{source} = \{ IP_1, IP_2, ..., IP_n \} \]
  \[ \text{SIP}_{sink} = \{ IP_1, IP_2, ..., IP_m \} \]

List of forbidden information flows between source and sink

\[ \text{Forbid}_{flow} = \{ \text{source}_i \rightarrow \text{sink}_j \ (addr\_range) :: \text{no flow} \} \]

Explicit flows
Functional Flows Detection Methodology

• Motivating example
  – Security Validation

**Input:** $SIP_{source}, SIP_{sink}, forbid\text{flow}$

**Output:** Implicit security properties $ISP$

For each flow $f \in forbid\text{flow}$ do
  For each $S_{ip} \in SIP_{source}$ do
    $TF_{i} \leftarrow (S_{ip} \rightarrow \text{sink} :: \text{read})$
  For each $IS_{mem} \notin SIP_{sink}$ do
    $TF_{i+1} \leftarrow (S_{ip} \rightarrow IS_{mem} :: \text{write})$
    $TF_{i+2} \leftarrow (\text{source} \rightarrow IS_{mem} :: \text{read})$
  $P_{i} \leftarrow \{TF_{t}, TF_{t+1}, TF_{t+2}\}$
  $ISP \leftarrow P_{i}$
  $i \leftarrow i + 1$

---

**Implicit flows**

**Three transaction flows** required to shape an **implicit channel**

- Secure IP **reads secret** data from the **secure memory** (sink).
- Secure IP **writes the secret data** in an **unauthorized memory**.
- Unauthorized IP (source) **read the secret data** from the **unauthorized memory**.

---

The algorithm takes as inputs the set of secure initiator IPs, secure target IPs, and $forbid\text{flow}$. Then, for each forbidden flow $f$, it generates three transaction flows required to shape an implicit channel. The $TFT$ property specifies a transaction flow where a secure IP reads secret data from the secure memory (sink) specified in $f$. The $TFT+1$ shows a transaction flow where the secure IP writes the secret data in an unauthorized memory. The $TFT+2$ describes the transaction flow where the unauthorized IP (source) specified in $f$ read the secret data from the unauthorized memory.
Functional Flows Detection Methodology

- **Motivating example**
  - **Security Validation**

From specification:

\[
\begin{align*}
SIP_{source} &= \{\text{Master}\_IP1, \text{Master}\_IP2\} \\
SIP_{sink} &= \{\text{Slave}\_mem1, \text{Slave}\_mem3\} \\
\text{Forbid}_\text{flow} &= \{\text{Master}\_IP3 \rightarrow \text{Slave}\_mem1 : \text{no flow}\}
\end{align*}
\]

\[
ISP = \{p_1 = \{\text{Master}\_IP1 \rightarrow \text{Slave}\_mem1 : \text{read}\}, \\
\{\text{Master}\_IP1 \rightarrow \text{Slave}\_mem2 : \text{write}\}, \\
\{\text{Master}\_IP3 \rightarrow \text{Slave}\_mem2 : \text{read}\}, \\
p_2 = \{\text{Master}\_IP2 \rightarrow \text{Slave}\_mem1 : \text{read}\}, \\
\{\text{Master}\_IP2 \rightarrow \text{Slave}\_mem2 : \text{write}\}, \\
\{\text{Master}\_IP3 \rightarrow \text{Slave}\_mem2 : \text{read}\}\}
\]

The \(p_1\) and \(p_2\) properties ensure that the **Master\_IP3** does not take advantage of authorized **Master\_IP1** or **Master\_IP2** to access confidential data in secure memory **Slave\_mem1** via shared memory **Slave\_mem2**.
Timing Flows Detection Methodology

1. **Static Data Extraction**
   - formally representing VP’s behavior
   - CG and CFG

2. **Timing Flow Analysis**
   - static taint tracing and path analysis

---

M. Goli and R. Drechsler, “Early Validation of SoCs Security Architecture Against Timing Flows Using SystemC-based VPs,” *ICCAD*, pp. 1–8, **2021**.

Timing Flows Detection Methodology

- **Motivating example**
  - **Security Properties Definition**

Part of design with **High Security** (HS) tag

\[ SP = \{ P_1 : (source, c_{source}, sink, c_{sink}) \mid \text{source} = HS, \text{sink} = CT \} \]

Part of design in which the **time** taken for it to reach its final value must be **Constant** (CT) as the source changes.

Under which **condition** is the data valid at **source** and **sink**.

In the security property \( P_1 \), variable **sec_key** is an attribute of the transaction which is defined in its extension filed to hold the authentication data for all generated transactions by the **MPU1** module in the **thread_process()**. The **permission** variable belongs to the access control policy of the **SharedBus** in its **b_transport()** function and holds the authentication result. The property ensures that the **permission** variable must obtain the result in constant time as **sec_key** changes.
Timing Flows Detection Methodology

- Motivating example
  - Static Data Extraction

Data Flow Graph

Data Dependency Graph

In order to know whether conditional updates caused by sensitive data, we need to extract the control flow of a given VP. A part of the generated CFG of the motivating example w.r.t security property. The gray nodes show the control flow statements (meaning condition node type like, if-else). The white nodes indicate the computational statements.

A part of the generated CG of the motivating example w.r.t security property shown in the previous slide. Each node of the CG is a transaction’s attribute, its related parameter or a variable of the VP which is tokenized by the name of module and function (for local variable) to which the transaction or variable belongs. The dot-box in the CG shows the function calls graph, started from initiator module MPU1 by calling thread_process() and goes through the b_transport() function of the SharedBus. Thus, this graph identifies how the source (node n0) is connected to sink (node n2) through the intermediate variables.
Timing Flows Detection Methodology

- **Motivating example**
  - **Timing-based Data Flow Analysis**

After generating a formal representation of a given VP-based SoC behavior, we perform a timing flow analysis to detect all conditional updates caused by the sensitive data. For each property $P_i$, a taint analysis is performed on the corresponding generated CG and CFG. The taint analysis identifies how the sensitive data (source) affects or taints other transactions and variables inside a system. First, the taint analysis is performed by a forward tracing on the CG from the source node to the sink node. All nodes in this trace that are related to the source get the HS tag and are added into the list of source taints $L_{st}$. In the next step, the CFG of the VP is analyzed to find all control statements including sensitive variables, transaction's attributes or its related parameters (stored in $L_{st}$) that control the occurrence of updates on sink.
Timing Flows Detection Methodology

- Motivating example
  - Timing-based Data Flow Analysis

```
Input: P_i, CG, CFG
Output: Timing Flow TF

L_st ← ForwardTraverse (source, CG)
for each node n ∈ CFG do
  if n.type() == condition then
    n_ctrl ← Extract list of variables from n
    if n_ctrl ∩ L_st ≠ ∅ then
      L_path ← DFS (n, CFG, sink)
      for each path p ∈ L_path do
        for each node n_p ∈ p do
          if n_p.type() == condition then
            remove(p, L_path)
      if L_path ≠ ∅ then
        for each node n_p ∈ p do
          if sink ∈ n_p then
            TF ← (n, n_p)

  p_1 = {L_24 → L_25 → L_35}
  p_2 = {L_24 → L_26 → L_23 → L_27 → L_35}
```

The first condition type node in the CFG of the VP is L_23 whose control variables \{i, SKey\} are not in the list of source taints (L_st). Therefore, the analysis continues to the next condition node which is L_24 whose control variables are \{trans_key, SKey\}. Since trans_key is in list of source taints, further analysis is performed on the child nodes of L_24. The result of DFS analysis shows that there are two paths p_1 and p_2. As p_2 includes a condition type node (L_23), it is eliminated from L_path. Thus, p_1 is the only member of L_path whose L_35 includes sink. In this case, L_24 and path p_1 are stored in TF and reported back to designers.
Timing Flows Detection Methodology

• Motivating example
  – Timing-based Data Flow Analysis

Input: $P_i$, $CG$, $CFG$
Output: Timing Flow $TF$

$L_{st} \leftarrow \text{ForwardTraverse} \ (source, \ CG)$
for each node $n \in CFG$ do
  if $n.type() == \text{condition}$ then
    $n_{ctrl} \leftarrow $ Extract list of variables from n
    if $n_{ctrl} \cap L_{st} \neq \emptyset$ then
      $L_{path} \leftarrow \text{DFS} \ (n, \ CFG, \ sink)$
      for each path $p \in L_{path}$ do
        for each node $n_p \in p$ do
          if $n_p.type() == \text{condition}$ then
            remove($p, L_{path}$)
      if $L_{path} \neq \emptyset$ then
        for each node $n_p \in p$ do
          if $sink \in n_p$ then
            $TF \leftarrow (n, n_p)$

$p_1 = \{L_5^* \rightarrow L_7^* \rightarrow [L_4^*] \rightarrow L_8^* \rightarrow L_{35}\}$

On the other hand, analyzing the CFG-Blockage shows that there is no timing flow in the VP as there is no explicit path from conditional node $L_{st}$ (which its control variable $\{\text{trans_key}\}$ is in $L_{st}$) to the sink. The only available path ($p_1$) is through the condition node $L_{st}$ which is eliminated from $L_{path}$ as includes a condition type node ($L_{st}$). Therefore, the $L_{path}$ for this condition node ($L_{st}$) is empty. As we can see in this graph, the update on sink (node $L_{35}$) is fully controlled by the condition node $L_{st}$ which does not have any sensitive variables.
Conclusion

- Validation of a given SoC’s security architecture against functional and timing flows are of utmost importance.

- For functional flow analysis, we take advantage of a dynamic information flow analysis, performed by automatically extracting the run-time simulation behavior (TLM transactions) of VPs.

- In the case of timing flow analysis, at the heart of the approach is a scalable static information flow analysis that operates directly on the AST of SystemC VPs.

- We show how the analysis formally represents the behavior of a given VP in terms of data and control flows.

- The proposed methodologies are automated, fast, and do not rely on any commercial tool for their analysis.
Thank you!
Validation of SoCs Security Architecture: Challenges, Threats, and Methods

Mehran Goli

University of Bremen, Germany
DFKI Bremen, Germany

mehran@uni-Bremen.de

April 24-28, ICONS 2022