Exploring the Tradeoffs of Configurability and Heterogeneity in Multicore Embedded Systems

Tosiron Adegbija and Ann Gordon-Ross+

Department of Electrical and Computer Engineering University of Florida, Gainesville, Florida, USA


+ Also Affiliated with NSF Center for High-Performance Reconfigurable Computing

This work was supported by National Science Foundation (NSF) grant CNS-0953447

Introduction and Motivation


neering

- Ubiquitous embedded systems have diverse design challenges
 - **Design goals**: cost, energy consumption, time-to-market, performance, etc.
 - **Design constraints**: energy, area, real time, cost, etc.
 - **Tunable parameters**: cache configuration, voltage, frequency, etc.
 - Varying per-application parameter value requirements
 - Specialize **configuration** to varying application characteristics (e.g., cache miss rates, instruction per cycle, etc.)
- Multicore architectures increasingly common in embedded systems
 - Alternatives to single-core architectures for achieving design goals
 - Significantly complicates design challenges



Configuration Specialization

- Specialize system configuration to specific application requirements
 - Specialize for **optimization goals**: lowest energy, best performance, energy delay product (EDP), etc.
 - E.g., cache tuning saves up to 60% of energy on average
 - Balasubramonian'00, Zhang'03
- **Tuning** determines the best configuration for each executing application
 - Best/optimal configuration with respect to optimization goals
 - Tuning evaluates potential configurations to determine best configuration





- Traditional homogeneous cores
 - Identical configurations
 - Severely inhibits specialization




Different cores with identical configurations Remains the same throughout system lifetime

- Previous work showed that specialization has significant impact on energy consumption
 - Limiting energy consumption is critical in embedded system
 - Cache and core frequency are key energy components
 - Our work focuses on cache and core frequency specialization

What are the methods for achieving specialization?


Enginéemig Specialization Methods



Different methods have different design challenges and architecture options Which specialization methods should designers use?


Design Challenges – Large Design Space

ineerine



Design Challenges – Large Design Space


Engineering



UNIVERSITY OF


Design Challenges – Limiting Tuning Overhead


GATOR




Tuning overhead typically increases with specialization options

UNIVERSITY OF







Design Challenges - Summary

ineering

- Heterogeneous cores
 - Which configurations should be different?
 - How different should the configurations be?
 - How to determine the different configurations?
 - Requires significant design time a priori analysis
- Configurable homogeneous cores
 - Imposes hardware overhead (e.g., tuner, power monitor, etc.)
 - Imposes tuning overhead
 - How often should the configuration change?
 - How configurable should the cores be?
- Configurable heterogeneous cores
 - Intersection of heterogeneous and configurable homogeneous core challenges
 - Significantly larger design space
- Our work quantifies these architectural tradeoffs and provides insight for design decisions



Experimental Setup

- Evaluated heterogeneity and configurability with respect to core frequency and cache configurations
 - Significant impact on system's overall energy
 - Nacul '04
- Energy delay product (EDP) as evaluation metric
 - EDP = $core_power * running_time^2$
 - = core_power * (total_application_cycles/system_frequency)²
 - *Core_power:* cache and core's components (e.g., network interface units (NIU), peripheral component interconnect (PCI) controllers, etc.)
- McPAT calculated power consumption
- 24 multi-programmed workloads from EEMBC and Mediabench benchmark suites



Experimental Setup

ATOR

- Modeled configurable/heterogeneous cores using GEM5
 - Modeled dual-core systems common in modern-day embedded systems
 - Modified GEM5 to simulate heterogeneous cores

Dual-core systems and configuration				
System	Cache size	Associativity	Line size	Clock frequency
Homogeneous	32 Kbyte	4 way	64 byte	2 GHz
Configurable	16 – 32 Kbyte	1 – 4 way	16 – 64 byte	1 – 2 GHz
Heterogeneous-1	16/32 Kbyte	4 way	64 byte	1/2 GHz
Heterogeneous-2	8/16 Kbyte	4 way	64 byte	800 MHz/1 GHz
Heterogeneous-3	8/32 Kbyte	4 way	64 byte	800 MHz/2 GHz.
Configuration sele no extensive design	•	for all work	Best average configuration for all workloads after extensive design time a priori analysis 14 of 22	

FLOKIDA



Experimental Setup


Experimental test scenarios

Name	Core descriptions			
Test scenario 1	Naively-scheduled Heterogeneous-1			
Test scenario 2	Optimally-scheduled Heterogeneous-1			
Test scenario 3	Configurable homogeneous			
Test scenario 4	Configurable heterogeneous.			
	Lowest EDP schedule (worst-case EDP)			
	austive search to			
determine l	best configurations			



Results - Homogenous Core System


Engineering



UNIVERSITY OF

Enginéering Results


- Optimally-scheduled Heterogeneous-1, -2, and -3 compared to homogeneous core



UNIVERSITY OF

Results – Heterogeneous Core Specialization

incerino




Increased core diversity with effective scheduling enhances benefits of heterogeneity!

UNIVERSITY OF FLORIDA

Results – Configurable Core Specialization

Engineering




Independently tuned configurable heterogeneous cores achieves maximum EDP savings!

UNIVERSITY OF FLORIDA



- Evaluated tradeoffs of heterogeneity and configurability in system specialization
 - Quantified EDP savings for heterogeneity, configurability, and configurable heterogeneity compared to homogeneous cores
 - Provided insights and guidelines for designers
 - Best EDP savings achieved with configurable heterogeneous cores
 - Configurable heterogeneous cores leverage benefits of heterogeneity and configurability
- Future work
 - Explore and evaluate the impact of reducing configurable heterogeneous cores' design space by configuration subsetting





UNIVERSITY OF





