### RECENT DEVELOPMENTS IN AUDIOVISUAL QUALITY ASSESSMENT AND MONITORING

Mikołaj Leszczuk, AGH University of Science and Technology, Poland



Video Quality Experts Group

### VIDEO QUALITY EXPERTS GROUP (VQEG)

#### • Vision

- "To advance the field of video quality assessment..."
- VQEG brings international experts together
  - Industry
  - Academia
  - Government Organizations
  - ITU International Telecommunication Union
  - SDO Other Standard-Developing Organizations

- VQEG submits reports to SDO, in particular ITU
- Selected activities today
  - Validation of models
  - Development of objective models
  - Improvement of subjective testing methods
- Reference
  - <u>http://www.vqeg.org/</u>



### RECENT DEVELOPMENTS IN AUDIOVISUAL QUALITY ASSESSMENT AND MONITORING

### Quality Assessment for Recognition Tasks (QART)

#### • Mission

- "To study effects of resolution, compression and network effects on quality of video used for recognition tasks"
- Goals
  - To perform series of tests to study effects and interactions of
    - Compression
    - Scene characteristics
  - To test existing or develop new objective measurements that will predict results of subjective tests of visual intelligibility

Monitoring of Audio Visual Quality by Key Indicators (**MOAVI**)

- Mission
  - "To collaboratively develop No-Reference models for monitoring audio-visual service quality"
- Goals
  - To develop set of key indicators describing service quality in general
  - To select subsets for each potential application
  - To concentrate on models based on key indicators contrary to models predicting overall quality





Acknowledgment: INDECT project undertaken by 7<sup>th</sup> Framework Program, sponsored by European Commission (Grant No. 218086)

### THANK YOU – QUESTIONS AND DISCUSSION LESZCZUK@AGH.EDU.PL

# Advanced multithreaded architectures for embedded microcontrollers

Horia V. Căpriță

"Lucian Blaga" University of Sibiu, Department of Computer and Electronic Engineering, Sibiu, Romania horia.caprita@ulbsibiu.ro

# Multithreaded architectures

- Nowadays processors can exploit many levels of parallelism:
  - Instruction-level parallelism (ILP)
  - Thread-level parallelism (TLP)
  - Memory-level parallelism (MLP)
- "Thread"
  - Explicit threads defined by the programmer and managed by the operating system
  - Implicit threads sequences of contiguous instructions (independent in comparison with other sequences), statically generated (by compiler) or dynamically generated (run-time by hardware)

# Multithreaded architectures

- Explicit multithreading:
  - Interleaved Multithreading (IMT): the thread switching (context switching) is done by each pipeline cycle (each instruction) - fine grain multithreading;
  - Blocked Multithreading (BMT): the context switching is done by events that have long latencies (Load/Store instructions, RAW dependencies etc.) - coarse grain multithreading.
  - Simultaneous Multithreading (SMT): the concurrent issued instructions come either from the same thread, or from different threads.




Figure 1. Context switching in: a) IMT b) BMT c) SMT processors.

# Speculative multithreading

- Simultaneous Subordinate Microthreading
  - (Chappell R.S., Stark J., Kim S.P., Reinhardt S.K., Patt Y.N., "Simultaneous Subordinate Microthreading (SSMT)", *Proceedings of the 26th Annual International Symposium on Computer Architecture*, 1999, pp. 186-195.)
- Minithreads Simultaneous Multithreading
  - (Redstone J., Eggers S., Levy H., "Mini-threads: Increasing TLP on Small-Scale SMT Processors", *Proceedings of the 9th International Symposium on High Performance Computer Architecture (HPCA-9)*, 2003.)
- Hardware Scouting
  - (S. Chaudry, P. Caprioli, S. Yip, M. Tremblay, "High performance throughput computing", IEEE Computer Society, 2005.)
- Inter-core Prefetching
  - (Md Kamruzzaman, S. Swanson, D. M. Tullsen, "Inter-core prefetching for multicore processors using migrating helper threads", Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems (ASPLOS'11), 2011, pp. 393-404.)
- Etc.


### Multicore architectures


- The fraction of sequential code within the program limits the performance of parallel machines (the Amdahl law) [1] [9].
- The multicore architectures are built from superscalar and multithreaded processors.
- The multicore processors must manage fewer resources and be able to manage multiple tasks simultaneously.
- The performance of a multicore system is  $\sqrt{n}$ , where *n* is the number of cores [2].
- The embedded applications require the development of multicore processors that can be integrated into a smaller area like a classic microcontroller.

# **High-Performance Computing**

- High-Performance Computing (HPC) specify the applications that run on supercomputers.
- High-Performance Embedded Computing (HPEC) refers to the embedded applications that demand massive calculations.
- HPEC applications must comply with more stringent rules than HPC applications on supercomputers.
- High performance energy-efficient embedded computing applications (HPEEC) refers to the applications which are efficient in terms of energy consumption and performance.


### HPEEC domain







CMP: Chip Multiprocessor DTM: Dynamic Thermal Management NMR: N-modular Redundancy ACPI: Advanced Configuration and Power Interface DVFS: Dynamic Voltage and Frequency Scaling A. Munir, S. Ranka, A. Gordon-Ross, "High Performance Energy Efficient Multicore Embedded Computing", IEEE Transactions on Parallel and Distributed Systems, vol. 23, no. 4, 2012, pp. 684-700.



A. Munir, S. Ranka, A. Gordon-Ross, "High Performance Energy Efficient Multicore Embedded Computing", IEEE Transactions on Parallel and Distributed Systems, vol. 23, no. 4, 2012, pp. 684-700.

### Multicore/multithreaded processors

#### [TABLE 3] TABLE OF GENERAL-PURPOSE SERVER AND MOBILE/EMBEDDED MULTICORES.

	ISA	MICROARCHITECTURE	NUMBER OF CORES	CACHE	COHERENCE	INTERCONNECT	CONSISTENCY	MAX. POWER	FREQUENCY	OPS/CLOCK
AMD PHENOM [11], [15]	X86	THREE-WAY OUT-OF-ORDER SUPERSCALAR, 128-B SIMD	FOUR	64 KB IL1 AND DL1/ CORE, 256 KB L2/CORE, 2-6 MB L3	DIRECTORY	POINT TO POINT	PROCESSOR	140 W	2.5 GHZ- 3.0 GHZ	12-48 OPS/ CLOCK
INTEL CORE 17 [2], [5]	X86	FOUR-WAY OUT-OF-ORDER, TWO-WAY SMT, 128-B SIMD	TWO TO EIGHT	32 KB IL1 AND DL1/ CORE, 256 KB L2/CORE, 8 MB L3	BROADCAST	POINT TO POINT	PROCESSOR	130 W	2.66 GHZ- 3.33 GHZ	8–128 OPS/ CLOCK
SUN NIAGARA T2 [16], [17]	SPARC	TWO-WAY IN-ORDER, EIGHT-WAY SMT	EIGHT	16 KB IL1 AND 8 KB DL1/ CORE, 4 MB L2	DIRECTORY	CROSSBAR	TOTAL STORE ORDERING	60–123 W	900 MHZ- 1.4 GHZ	16 OPS/CLOCK
INTEL ATOM [18], [5]	X86	TWO-WAY IN-ORDER, TWO-WAY SMT, 128-B SIMD	ONE TO TWO	32 KB IL1 AND DL1/ CORE, 512 KB L2/CORE	BROADCAST	BUS	PROCESSOR	2–8 W	800 MHZ- 1.6 GHZ	2–16 OPS/ CLOCK
ARM CORTEX- A9 <sup>+</sup> [6]	ARM	THREE-WAY OUT-OF-ORDER	ONE TO FOUR	(16,32,64) KB IL1 AND DL1/CORE, UP TO 2 MB L2	BROADCAST	BUS	WEAKLY ORDERED	1 W (NO CACHE)	N/A	3–12 OPS/ CLOCK
XMOS XS1-G4 [19]	XCORE	ONE-WAY IN-ORDER, EIGHT-WAY SMT	FOUR	64 KB LCL STORE/CORE	NONE	CROSSBAR	NONE	0.2 W	400 MHZ	4 OPS/CLOCK

<sup>4</sup>Numbers are estimates because design is offered only as a customizable soft core.

#### [TABLE 5] TABLE OF DSP AND EXOTIC MULTICORES.

	ISA	MICROARCHITECTURE	NUMBER OF CORES	CACHE	COHERENCE	INTERCONNECT	CONSISTENCY MODEL	MAX. POWER	FREQUENCY	OPS/CLOCK
AMBRIC AM2045 [24], [25]	N/A	ONE-WAY IN-ORDER SR, THREE-WAY IN-ORDER SRD	168 SR, 168 SRD	21 KB LCL STORE/EIGHT CORES	NONE	NoC	NONE	6–16 W	350 MHZ	672 OPS/ CLOCK
ELEMENT CXI ECA-64 [26], [3]	N/A	ONE-WAY IN-ORDER, DATAFLOW CONNECTIONS TO 15 RECONFIGURABLE ALUS	FOUR CLUSTERS OF ONE CORE+ALUs	32 KB OF LCL STORE/ CLUSTER	NONE	HIERARCHIAL NoC	NONE	1 W	200 MHZ	64 OPS/CLOCK (16-B)
TI TMS320- DM6467 [14]	ARM, C64X	one Arm9 one-Way IN-Order, one C64X Eight-Way VLIW	TWO	ARM9: 16 KB IL1, 8 KB DL1; C64X: 32 KB IL1 AND DL1, 128 KB L2	NONE	BUS	WEAKLY ORDERED	3–5 W	ARM: 297– 364 MHZ, C64X: 594– 729 MHZ	1–9 OPS/ CLOCK
TI OMAP 4430 [12]	ARM, C64X	TWO ARM THREE-WAY OUT-OF-ORDER, ONE C64X EIGHT-WAY VLIW	THREE	N/A	BROADCAST AMONG ARM CORES	BUS	WEAKLY ORDERED	1 W	1GHZ	6–140 PS/ CLOCK
TILERA TILE64 [27], [28]	N/A	THREE-WAY VLIW	36–64	8 KB IL1 AND DL1/CORE, 64 KB L2/CORE	DIRECTORY	NoC	N/A	15–22 W	500-866 MHZ	108-192 OPS/ CLOCK
HIVEFLEX CSP2X00 <sup>‡</sup> [29]	N/A	TWO-WAY VLIW CONTROL CORE, FIVE-WAY VLIW COMPLEX CORE	TWO TO FIVE	2X CONFIGURABLE L1 FOR BASE CORE, LCL STORE FOR COMPLEX CORE	NONE	BUS	NONE	0.25 W	200 MHZ	2-22 OPS/ CLOCK

\*Numbers are estimates because design is offered only as a customizable soft core.

G. Blake, R.G. Dreslinski, T. Mudge, "A survey of multicore processors", IEEE Signal Processing Magazine, November 2009, Vol. 26, Issue 6, pp. 26 – 37.

### Conclusion

- Multithreading techniques are used in general purpose processors in order to increase their performances.
- Adapting these multithreading techniques on multicore/manycore processors lead to the increasing of the performance.
- This performance is gained through an efficient processing of the explicit threads.
- Speculative multithreading is used for the revealing of the hidden parallelism.
- A major challenge is the migration of this two forms of multithreading on embedded platforms.
- An important aspect, which we have not achieved in this presentation, is related to increasing the power consumption of the multithreaded processor, which has to be taken into account in evaluating its performance.

### ACKNOWLEDGMENT

• This work was supported by Continental Automotive Systems Sibiu, Romania, grant no. 550/25.02.2010.

### References

- 1. G.M. Amdahl, "Validity of the single-processor approach for achieving large-scale computing capabilities", Proc. Am. Federation of Information Processing Societies Conf., AFIPS Press, 1967, pp. 483-485.
- 2. S. Borkar, "Thousand core chips a technology perspective", Proc. of the 44<sup>th</sup> annual Design Automation Conference (DAC 07), 2007, pp. 746-749.
- 3. D. Burger and T.M. Austin, "The SimpleScalar tool set, version 2.0", ACM SIGARCH Computer Architecture News, vol. 25, Issue 3, June 1997, pp. 13-25.
- 4. H.V. Căpriță and M. Popa, "Design methods of multithreaded architectures for multicore microcontrollers", Proc. of 6th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI 2011), Timisoara, Romania, 2011, pp. 427-432.
- 5. H.V. Căpriță and M. Popa, "Multithreaded peripheral processor for a multicore embedded system", Applied Computational Intelligence in Engineering and Information Technology, Springer Berlin Heidelberg, 2012, pp. 201-212.
- 6. S. Chaudry, P. Caprioli, S. Yip and M. Tremblay, "High performance throughput computing", IEEE Micro, vol. 25, Issue 3, May 2005, pp. 32-45.
- 7. K. Flautner, N. Kim, S. Martin, D. Blaauw and T. Mudge, "Drowsy caches: simple techniques for reducing leakage power", ISCA '02 Proc. of the 29th annual international symposium on Computer architecture, vol. 30, Issue 2, 2002, pp. 148-157.
- 8. J.L. Henning, "SPEC CPU2000: Measuring CPU Performance in the New Millennium", Journal of Computer, vol. 33, Issue 7, July 2000, pp. 28-35.
- 9. M.D. Hill and R.M. Marty, "Amdahl's Law in the Multicore Era", Journal of Computer, vol. 41, Issue 7, July 2008, pp. 33-38.
- 10. A. Munir, S. Ranka and A. Gordon-Ross, "High Performance Energy Efficient Multicore Embedded Computing", IEEE Transactions on Parallel and Distributed Systems, vol. 23, no. 4, 2012, pp. 684-700.
- 11. O. Mutlu, J. Stark, C. Wilkerson and Y.N. Patt, "Runahead execution: an alternative to very large instruction windows for out-of-order processors", Proc. of International Symposium on High-Performance Computer Architecture (HPCA 9), 2003, pp. 129-140.
- 12. T. Ramirez, A. Pajuelo, O.J. Santana and M. Valero, "Runahead threads to improve SMT performance", Proc. of 14<sup>th</sup> International Conference on High-Performance Computer Architecture (HPCA 14), 2008, pp. 149-158.
- 13. D.M. Tullsen and J.A. Brown, "Handling long-latency loads in a Simultaneous Multithreading processor", Proceedings of the 34<sup>th</sup> International Symposium on Microarchitecture, December 2001 (MICRO 34), pp. 318-327.
- 14. D.M. Tullsen, S.J. Eggers, J.S. Emer, H.M. Levy, J.L. Lo and R.L. Stamm, "Exploiting choice: instruction fetch and issue on an implementable Simultaneous Multithreading processor", Proc. of the 23<sup>rd</sup> Annual International Symposium on Computer Architecture, Philadelphia, PA, 1996, pp. 191-202.
- 15. T. Ungerer, B. Robic and J. Silc, "A survey of processors with explicit multithreading", ACM Computing Surveys, vol. 35, no. 1, March 2003, pp. 29-63.

### **PANEL EMERGING/AP2PS** Advanced Features in Emerging Systems and Technologies

# Optical Network Bottom-up Organization Viability

Antonio de Campos Sachs

LARC – Laboratório de Arquitetura e Rede de Computadores PCS – Departamento de Engenharia de Computação e Sistemas Digitais EPUSP – Escola Politécnica da Universidade de São Paulo

antoniosachs@larc.usp.br







- Introduction
- Bottom-up organization proposal
- Results
- Challenges for discussion





# Introduction

- The OPS (Optical Packet Switching) is an emerging technology since 30 years ago
- Now a days OPS has all the conditions to start to be applied to the metropolitan network: there are new photonic switching technology (including all optical logic devices) and there are demand for capacity and flexibility





# Introduction


- Capacity is reported to be higher then 100 Tbps in a single optical fiber but that is not enough for the metropolitan area
- It is necessary Flexibility
  - to change the costumer ;
  - to change the technology;
  - to change the service type;
  - to change the capacity according to demands
- Packet switching can solve flexibility problem







• To simplify the photonic switching node removing optical buffers






LARC Laboratório de Arquitetura e Redes de Computadores Departamento de Engenharia de Computação e Sistemas Digitais Escela Polítécnica de Universidade de São Paulo



# Bottom-up organization Proposal

- To treat the network as a complex system
  - switching operations can be performed by individual nodes using local information (bottom-up traffic organization)








6

### Results


• Performance evaluated by the mean number of hops <H> can be calculated by an statistical analytical model showing not to much higher <H> for large load condition







# Protection can be implemented



Anticlockwise: port 1 (Input 1 and Output 1)

Clockwise: port 2 (Input 2 and Output 2)

The sub-domain ring contains only 4 nodes

21:25

8






LARC Laboratório de Arquitetura e Redes de Computadores Departamento de Engenharia de Computação e Sistemas Digitais Escela Polítécnica da Universidade de São Paulo

# Results

• Failure segregation



21:25

9





LARC Laboratório de Arquitetura e Redes de Computadores Departamento de Engenhana de Computação e Sistemas Digitas Escela Polítêcnica de Universidade de São Paulo

### Challenges for discussion Future Work

- Different topologies.
- Burst switching situation.
- Non-homogeneous traffic situation.
- Packet order mitigation.
- Packet loss consideration.
- Delay and delay variation.
- New Emerging Functions.
- Test bed construction.
- Other labs investigation.







## Thank You Very Much









11